| | | EAST SEARCH | 4/15/04 |
|------------|--------|---|--|
| # | Hits | Search String | Databases |
| 2 2 | 7 7 | 6,581,191.pn. | USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| 3 5 | 473212 | 0,010,003.pll. (integrated or digital) adi aira iit@1 | ֓֞֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟ |
| | 1329 | (integrated of digital) adj ortento) ((integrated of digital) adj circuit(1) and (UDL pear) (description of describe(1)) | USPAI, US-FGFUB, EFU, JPO, DEKWENI, IBM_IDB IISBAT: IIS DGBIIB: EBO: IBO: DEBWENI: IBM_IDB |
| 3 5 | 4 | ((integrated or digital) adj diredit\$1) and ((IDE realz (description or describe\$1)) | ISPAT: US-F GF UB, EF U, JF U, DELWENT; IBM_T IDB ISPAT: US-PGPUB: FPO: UPO: DERWENT: IBM_TDB |
| 67 | 48 | ((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)) s USPAT: US-PGPUB: | EPO. |
| L10 | 7 | (((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)): USPAT; US-PGPUB; | EPO. |
| L11 | 26 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) | USPAT, US-PGPUB, EPO, JPO, DERWENT, IBM_TDB |
| L12 | 7 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) | US-PGPUB; |
| L13 | 28 | (((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)): USPAT; US-PGPUB; | EPO; JPO; DERWENT; |
| 7 | 28 | (((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)): USPAT; | US-PGPUB; EPO; JPO; DERWENT; |
| ยา | 16 | (((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)): USPAT; | US-PGPUB; |
| 7 | 80 | (((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)) : USPAT; | US-PGPUB; |
| L5 | თ | (((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)): USPAT; US-PGPUB; | US-PGPUB; |
| P- | თ | ((((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| F8 | 9 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) : USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| ۲ر | 45 | ((integrated or digital) adj circuit\$1) and (debug\$4 with (target near2 (environment | 1) and (debug\$4 with (target near2 (environment USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| F3 | 7 | ((integrated or digital) adj circuit\$1) and (debug\$4 with (target near2 environment) USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| L10 | 7 | ((integrated or digital) adj circuit\$1) and (debug\$4 with (target near2 environment)) USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| 17 | = | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) : USPAT; US-PGPUB; | |
| | 0 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) : USPAT; US-PGPUB; | |
| | 2 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))): USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| | 7 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) : USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| | 8 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) :USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| | 22 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))) :USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| | 113 | (((integrated or digital) adj circuit\$1) and (HDL near2 (description or describe\$1))): USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| | 4 | vircuit\$1) and ((HDL near2 (description or describe\$1)) same debug\$4)) and (state(USPAT; US-PGPUB; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| | 0 | 5,937,190.pn. and (control near2 signal) | USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| | ပ | and ((HDL near2 (description or describe\$1)) same debug\$4)) and (signal with (HEUSPAT; US-PGPUB; EPO; JPO; DERWENT; | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| L10 | 17 | (((integrated or digital) adj circuit\$1) and ((HDL near2 (description or describe\$1)) : USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB | JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB |
| 09/724585 | | John Beardslee et al. | |

EAST SEARCH

4/15/04

Abstract

| describe\$1) same debug\$4) Issue Date Current OR 20040205 716/4 20031030 716/18 | 20030925 716/4 20030710 716/4 20030515 714/731 20030515 714/726 | | 20020905 703/17 20020502 703/28 20020103 716/4 20011206 703/14 20010920 365/189.03 20010913 438/286 | | arr 20021015 710/305 20020820 438/149 20020604 324/765 art 20020409 712/32 20020305 714/741 20020212 716/18 f a 20020108 710/310 20010807 703/13 igi 20010724 703/14 |
|--|---|---------------------------|--|---|---|
| ريو آ <u>ه</u> | Hardware debugging in a hardware description language Method and user interface for debugging an electronic system Implementation of an assertion check in ATPG models Modeling custom scan flops in level sensitive scan design | Methor Methor Methor Comp | Hierarchical processing of simulation model events Apparatus and method for verifying a logic function of a semiconductor chip Method for verifying the design of a microprocessor Software tool to allow field programmable system level devices Semiconductor integrated circuit device Semiconductor integrated circuit device | | Method and arrangement for passing data between a reference chip and an extern Semiconductor integrated circuit device Test system and manufacturing of semiconductor device Dual ROM microprogrammable microcontroller and universal serial bus microcontroller Synchronization circuitry using digital simulation Method and arrangement for rapid silicon prototyping Microcontroller development system and applications thereof for development of a Software tool to allow field programmable system level devices Method and apparatus for providing a graphical user interface for simulating design |
| Results of search set L10 Document Kind Codes Title US 20040025122 A1 Hard US 20030204831 A1 MET US 20030184339 A1 Integ | 20030182642 20030131325 20030093734 20030093733 | | US 20020123875 A1 US 20020052729 A1 US 20020002698 A1 US 20010049593 A1 US 2001002743 A1 | US 20010003841 A1 US 6665855 B2 US 6618839 B1 US 6601218 B2 US 6581191 B1 US 6523151 B2 US 6470475 B2 | US 6467010 B1 US 6436741 B2 US 6400173 B1 US 6370635 B2 US 6353906 B1 US 6347395 B1 US 6338109 B1 US 6272451 B1 |

| 20001128 710/310 20001017 717/131 20000321 710/58 19990810 717/131 19990706 703/15 19990112 712/208 19981124 716/18 19960521 716/18 20030909 20030710 20030410 |
|--|
| Method and arrangement for passing data between a reference chip and an exterr Architecture and methods for a hardware description language source level debug Asynchronous input/output for integrated circuits that latches external asynchronou Architecture and methods for a hardware description language source level analys System for frame-based protocol, graphical capture, synthesis, analysis, and simul Method and apparatus for testing software Dual ROM microprogrammable microprocessor and universal serial bus microcont Apparatus and method for synthesizing integrated circuits using parameterized HD Datapath synthesis method and apparatus utilizing a structured cell library Fabricated integrated circuit debugging method e.g. for application specific integra Fabricated integrated circuits debugging method for electronic system designs, inv Computer system debugging method involves translating debug data received fron Hardware debugging system for debugging electronic system containing electronic |
| US 6154803 A US 6132109 A US 6041371 A US 5937190 A US 5920711 A US 5911059 A US 5859993 A US 5841663 A US 5841663 A US 5618839 B US 50030131325 A US 20030069724 A WO 200140941 A |